Smart hardware designs for probabilistically-analyzable processor architectures | Publicación