A method for multiple-level logic synthesis based on the simulated annealing algorithm | Publicación