Design and simulation of graphene logic gates using graphene p–n junctions as building blocks | Publicación