Compilation and scaling strategies for a silicon quantum processor with sparse two-dimensional connectivity | Publicación