Test pattern generation for logic crosstalk faults in VLSI circuits | Publicación