A Systematic Method to Design Efficient Ternary High Performance CNTFET-Based Logic Cells | Publicación