Implementation of ITER fast plant interlock system using FPGAs with cRIO | Publicación