Modelling of nanoscale multi-gate transistors affected by atomistic interface roughness | Publicación