Effect of different design stages on the SEU failure rate of FPGA systems | Publicación