Cycle-accurate configuration layer model for Xilinx Virtex FPGAs | Publicación