Clock period optimization in a multiphase edge-clocked circuit constrained to a maximum number of phases | Publicación