Performance Modeling of Pipelined Linear Algebra Architectures on FPGAs | Publicación