Compact capacitance modeling of a 3-terminal FET at zero drain–source voltage | Publicación