Efficient test cost reduction procedure for parallel-serialscan circuits | Publicación