LTP Modeling of Single-Phase T/4 Delay-Based PLLs | Publicación