Circuit design of a dual-versioning L1 data cache for optimistic concurrency | Publicación