An Approach to Minimize the Test Configuration for the Logic Cells of the Xilinx XC4000 FPGAs Family | Publicación