Architecture-aware configuration and scheduling of matrix multiplication on asymmetric multicore processors | Publicación