Hardening Architectures for Multiprocessor System-on-Chip | Publicación