Witelo: Automated generation and timing characterization of distributed-control macroblocks for high-performance FPGA designs | Publicación