Design and Evaluation of Buffered Triple Modular Redundancy in Interleaved-Multi-Threading Processors | Publicación