Circuit design of a novel adaptable and reliable L1 data cache | Publicación