On the reuse of symbolic simulation results for incremental equivalence verification of switch-level circuits | Publicación