A dc I–V model for short‐channel polygonal enclosed‐layout transistors | Publicación