DMR+: An efficient alternative to TMR to protect registers in Xilinx FPGAs | Publicación