Gate-Level Design Methodology for Side-Channel Resistant Logic Styles Using TFETs | Publicación