TEM characterisation of lopos structures for submicron CMOS technology | Publicación