VLSI implementation of an area-efficient architecture for the Viterbi algorithm | Publicación