Dynamic critical resistance: a timing-based critical resistance model for statistical delay testing of nanometer ICs | Publicación