A strategy for testability enhancement at layout level | Publicación