Automatic logic synthesis for parallel alternating latches clocking schemes | Publicación