Design of a pipelined hardware architecture for real-time neural network computations | Publicación