A Methodology for Optimized Design of Secure Differential Logic Gates for DPA Resistant Circuits | Publicación