A study of the robustness against SEUs of digital circuits implemented with FPGA DSPs | Publicación