Exploiting VHDL-RTL features to reduce the complexity of power estimation in combinational circuits | Publicación