FPGA implementation of a FEC decoding subsystem for a DVB-S2 receiver | Publicación