SET and noise fault tolerant circuit design techniques: Application to 7nm FinFET | Publicación