Loop Scheduling for Transport Triggered Architecture Processors | Publicación