An approach to the design of low-jitter differential clock recovery circuits for high performance ADCs | Publicación