Estimating the SEU failure rate of designs implemented in FPGAs in presence of MCUs | Publicación