Optimizations in max-log-MAP LLR/sup e/ VLSI architecture | Publicación