Design and optimization of different P-channel LUDMOS architectures on a 0.18 µm SOI-CMOS technology | Publicación