VHDL generation from a timed extension of the formal description technique LOTOS within the FORMAT project | Publicación