Efficient floating-point representation for balanced codes for FPGA devices | Publicación