Efficient VLSI layouts for homogeneous product networks | Publicación