Power Reduction of Superscalar Processor Functional Units by Resizing Adder-Width | Publicación