A simple denotational semantics, proof theory and a validation condition generator for unit-delay VHDL | Publicación