Non-equilibrium gate tunneling current in ultra-thin (<2 nm) oxide MOS devices | Publicación