<title>A deterministic BIST scheme for test time reduction in VLSI circuits</title> | Publicación