Design and characterisation of a CMOS VLSI self-timed multiplier architecture based on a bit-level pipelined-array structure | Publicación